5

10

15

20

WHAT IS CLAIMED IS:

1. An image display which displays image data on an image display part constructed by a display pixel array, wherein an image data input circuit inputs image data into the image display part by selecting addresses in a row direction and a column direction of the display pixel array so that the display pixel array has two neighboring areas having different frame rates (> 0);

wherein the display pixel array includes row direction address lines and column direction address lines; and

wherein display pixels of the display pixel array each include an AND functional circuit which is connected to one of the row direction address lines and one of the column direction address lines.

2. An image display according to claim 1, further comprising:

an image data generating circuit; and
a signal transmitting circuit which
wirelessly transmits image data generated by the image
data generating circuit to the image data input
circuit.

15

3. An image display according to claim 2, further comprising:

a second image display part having a smaller portability than the image display part; and

- a second signal transmitting circuit which transmits over a wire image data generated by the image data generating circuit to the second image display part.
- An image display according to claim 1,
 further comprising a frame rate selecting circuit which selects a frame rate of the display pixel array on a display pixel unit basis.
 - 5. An image display according to claim 1, wherein the image data input circuit inputs image data having a first gradation precision into one area of the display pixel array, and inputs image data having a second gradation precision which is different from the first gradation precision into another area of the display pixel array.
- 20 6. An image display according to claim 5, wherein the image data input circuit inputs image data

5

10

15

20

having only two gradations into the one area of the display pixel array.

7. An image display according to claim 1, wherein the image data is divided into frames; and wherein the image data input circuit divides each of the frames of the image data into a first number of fields when inputting image data into one area of the display pixel array, and divides each of the frames of the image data into a second number of fields which is different from the first number of fields when inputting image data into another area of the display pixel array.

8. An image display according to claim 1, wherein when a shape or a position of an area of the display pixel array into which image data is being inputted at a first frame rate which is different from a second frame rate at which image data is being inputted into another area of the display pixel array changes, the image data input circuit preferentially inputs image data into the area of the display pixel array having the changed shape or position.